HC08 : / ; Motorola -- Colorado : Motorola, 1999.
383 p.
General description;Memory map;Random-access memory (RAM);Read-only memory (ROM);Mask options;Electrically erasable programmable ROM (EEPROM);Central processor unit (CPU);Clock generator module (CGM);System integration module (SIM);Low-voltage inhibit (LVI);Break module (Break);Monitor ROM (MON);Computer operating properly (COP);External interrupt (IRQ);Input/ouput(I/O) ports;Timer interface (TIM);Serial communications interface (SCI);Serial peripheral interface (SPI);Analog-to-digital converter (ADC);Byte data link controller-digital (BDLC-D);Electrical specifications;Mechanical specifications;Ordering information
681.321
|