Biblioteca Julio Castiñeiras. Sistema de Información Integrado - Facultad de Ingeniería UNLP
Facultad de Ingeniería | 115 esq.47 | Horario: Lunes a Viernes 8 a 19 hs.
E-mail: bibcentral@ing.unlp.edu.ar

Ingresó como Anónimo Ver Carrito
  Inicio     Búsqueda Avanzada  
  Etiquetado     Ficha Bibliográfica / Catalográfica     MARC  
High-Bandwidth Memory Interface by Chulwoo Kim, Hyun-Woo Lee, Junyoung Song. (Kim, Chulwoo.)
LEADER
 02331   2200469   4500 

001 -Identificacion Principal del registro

Identificacion Principal del registro INGC-EBK-000283

003 -Control Number Identifier

Control Number Identifier AR-LpUFI

005 -LAST MODIFICATION DATE

LAST MODIFICATION DATE 20160826115702

007 -CONTROL FIELD

CONTROL FIELD cr nn 008mamaa

008 -CONTROL FIELD

CONTROL FIELD 131027s2014 gw | s |||| 0|eng d

020 -INTERNATIONAL STANDARD BOOK NUMBER

a International Standard Book Number 9783319023816

024 -OTHER STANDARD IDENTIFIER

a Standard number or code 10.1007/978-3-319-02381-6

100 -MAIN ENTRY--PERSONAL NAME

a Personal name Kim, Chulwoo.

245 -TITLE STATEMENT

a Title High-Bandwidth Memory Interface

h Medium [libro electrónico] /

c Statement of responsibility, etc by Chulwoo Kim, Hyun-Woo Lee, Junyoung Song.

260 -PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)

a Place of publication, distribution, etc Cham :

b Name of publisher, distributor, etc Springer International Publishing :

b Name of publisher, distributor, etc Imprint: Springer,

c Date of publication, distribution, etc 2014.

300 -PHYSICAL DESCRIPTION

a Extent viii, 88 p. :

b Other physical details il.

490 -SERIES STATEMENT

a Series statement SpringerBriefs in Electrical and Computer Engineering,

x International Standard Serial Number 2191-8112

505 -FORMATTED CONTENTS NOTE

a Formatted contents note An introduction to high-speed DRAM -- An I/O Line Configuration and Organization of DRAM -- Clock generation and distribution -- Transceiver Design -- TSV Interface for DRAM.

520 -SUMMARY, ETC.

a Summary, etc This book provides an overview of recent advances in memory interface design at both the architecture and circuit levels. Coverage includes signal integrity and testing, TSV interface, high-speed serial interface including equalization, ODT, pre-emphasis, wide I/O interface including crosstalk, skew cancellation, and clock generation and distribution. Trends for further bandwidth enhancement are also covered.   â_¢Â Enables readers with minimal background in memory design to understand the basics of high-bandwidth memory interface design; â_¢Â Presents state-of-the-art techniques for memory interface design; â_¢Â Covers memory interface design at both the circuit level and system architecture level.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Engineering.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Electronic circuits.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Electronics.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Microelectronics.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Circuits and Systems.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Electronic Circuits and Devices.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Instrumentation.

700 -ADDED ENTRY--PERSONAL NAME

a Personal name Lee, Hyun-Woo.

700 -ADDED ENTRY--PERSONAL NAME

a Personal name Song, Junyoung.

856 -ELECTRONIC LOCATION AND ACCESS

u Uniform Resource Identifier (R) http://dx.doi.org/10.1007/978-3-319-02381-6

942 -Biblioitem information

c item type EBK

929 -Medio de adquisicion

a descripción COM


El software empleado por esta biblioteca esta basado en el Koha Software OSS para gestion de Bibliotecas, y cumple estandars internacionales de informacion web

Número de visitantes: