Biblioteca Julio Castiñeiras. Sistema de Información Integrado - Facultad de Ingeniería UNLP
Facultad de Ingeniería | 115 esq.47 | Horario: Lunes a Viernes 8 a 19 hs.
E-mail: bibcentral@ing.unlp.edu.ar

Ingresó como Anónimo Ver Carrito
  Inicio     Búsqueda Avanzada  
  Etiquetado     Ficha Bibliográfica / Catalográfica     MARC  
Trace-Based Post-Silicon Validation for VLSI Circuits by Xiao Liu, Qiang Xu. (Liu, Xiao.)
LEADER
 03155   2200445   4500 

001 -Identificacion Principal del registro

Identificacion Principal del registro INGC-EBK-000171

003 -Control Number Identifier

Control Number Identifier AR-LpUFI

005 -LAST MODIFICATION DATE

LAST MODIFICATION DATE 20160826105757

007 -CONTROL FIELD

CONTROL FIELD cr nn 008mamaa

008 -CONTROL FIELD

CONTROL FIELD 130611s2014 gw | s |||| 0|eng d

020 -INTERNATIONAL STANDARD BOOK NUMBER

a International Standard Book Number 9783319005331

024 -OTHER STANDARD IDENTIFIER

a Standard number or code 10.1007/978-3-319-00533-1

100 -MAIN ENTRY--PERSONAL NAME

a Personal name Liu, Xiao.

245 -TITLE STATEMENT

a Title Trace-Based Post-Silicon Validation for VLSI Circuits

h Medium [libro electrónico] /

c Statement of responsibility, etc by Xiao Liu, Qiang Xu.

260 -PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)

a Place of publication, distribution, etc Heidelberg :

b Name of publisher, distributor, etc Springer International Publishing :

b Name of publisher, distributor, etc Imprint: Springer,

c Date of publication, distribution, etc 2014.

300 -PHYSICAL DESCRIPTION

a Extent xv, 108 p. :

b Other physical details il.

490 -SERIES STATEMENT

a Series statement Lecture Notes in Electrical Engineering,

x International Standard Serial Number 1876-1100 ;

v Volume number/sequential designation 252

505 -FORMATTED CONTENTS NOTE

a Formatted contents note Introduction -- State of the Art on Post-Silicon Validation -- Signal Selection for Visibility Enhancement -- Multiplexed Tracing for Design Error -- Tracing for Electrical Error -- Reusing Test Access Mechanisms -- Interconnection Fabric for Flexible Tracing -- Interconnection Fabric for Systematic Tracing -- Conclusion.

520 -SUMMARY, ETC.

a Summary, etc This book first provides a comprehensive coverage of state-of-the-art validation solutions based on real-time signal tracing to guarantee the correctness of VLSI circuits.  The authors discuss several key challenges in post-silicon validation and provide automated solutions that are systematic and cost-effective.  A series of automatic tracing solutions and innovative design for debug (DfD) techniques are described, including techniques for trace signal selection for enhancing visibility of functional errors, a multiplexed signal tracing strategy for improving functional error detection, a tracing solution for debugging electrical errors, an interconnection fabric for increasing data bandwidth and supporting multi-core debug, an interconnection fabric design and optimization technique to increase transfer flexibility and a DfD design and associated tracing solution for improving debug efficiency and expanding tracing window. The solutions presented in this book improve the validation quality of VLSI circuits, and ultimately enable the design and fabrication of reliable electronic devices. ·         Provides a comprehensive summary of state-of-the-art on post-silicon validation; ·         Offers automated solutions that are systematic and cost-effective for post-silicon validation, from trace signal selection to trace data transfer; ·         Illustrate key concepts and algorithms with real examples.        .

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Engineering.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Microprocessors.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Semiconductors.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Electronic circuits.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Circuits and Systems.

650 -SUBJECT ADDED ENTRY--TOPICAL TERM

a Topical term or geographic name as entry element Processor Architectures.

700 -ADDED ENTRY--PERSONAL NAME

a Personal name Xu, Qiang.

856 -ELECTRONIC LOCATION AND ACCESS

u Uniform Resource Identifier (R) http://dx.doi.org/10.1007/978-3-319-00533-1

942 -Biblioitem information

c item type EBK

929 -Medio de adquisicion

a descripción COM


El software empleado por esta biblioteca esta basado en el Koha Software OSS para gestion de Bibliotecas, y cumple estandars internacionales de informacion web

Número de visitantes: