| |
 |
Biblioteca Julio Castiñeiras. Sistema de Información Integrado - Facultad de Ingeniería UNLP
Facultad de Ingeniería | 115 esq.47 | Horario: Lunes a Viernes 8 a 19 hs.
E-mail: bibcentral@ing.unlp.edu.ar
|
|
|
|
|
|
|
|
|
|
|
Información bibliografica (registro INGC-EBK-000086) |
|
|
|
Título: |
SystemVerilog Assertions and Functional Coverage Guide to Language, Methodology and Applications by Ashok B. Mehta. |
|
Autor:
|
Mehta, Ashok B.
|
Editado por: |
Springer New York :;Imprint: Springer,
|
Año de publicación: |
2014.
|
Lugar de publicación: |
New York, NY :
|
Descripción física: |
xxxiii, 356 p. : |
ISBN: |
9781461473244
|
Materias: |
|
Electronics. |
Microelectronics. |
Electronic circuits. |
Circuits and Systems. |
Instrumentation. |
Processor Architectures. |
Microprocessors. |
Engineering. |
|
Notas: |
Introduction -- System Verilog Assertions -- Immediate Assertions -- Concurrent Assertions â_" Basics (sequence, property, assert).- Sampled Value Functions  $rose, $fell -- Operators -- System Functions and Tasks -- Multiple clocks -- Local Variables -- Recursive property -- Detecting and using endpoint of a sequence -- â_~expectâ_T -- â_~assumeâ_T and formal (static functional) verification -- Other important topics -- Asynchronous Assertions !!! -- IEEE-1800â_"2009 Features -- SystemVerilog Assertions LABs -- System Verilog Assertions â_" LAB Answers -- Functional Coverage -- Performance Implications of coverage methodology -- Coverage Options (Reference material). |
Sumario: |
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question â_~have we functionally verified everythingâ_T. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby reducing drastically their time to design and debug.  ·        Covers both SystemVerilog Assertions and SytemVerilog Functional Coverage language and methodologies; ·        Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; ·        Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example; ·        Includes practical labs that enable readers to put in practice the concepts explained in the book. |
URL: |
http://dx.doi.org/10.1007/978-1-4614-7324-4
|
|
|
Tapa y contenido (Amazon.com) |
|
|
El software empleado por esta biblioteca esta basado en el
Koha
Software OSS para gestion de Bibliotecas, y cumple estándares internacionales de informacion web
Número de visitantes:
|
|
|
