Biblioteca Julio Castiñeiras. Sistema de Información Integrado - Facultad de Ingeniería UNLP
Facultad de Ingeniería | 115 esq.47 | Horario: Lunes a Viernes 8 a 19 hs.
E-mail: bibcentral@ing.unlp.edu.ar

Ingresó como Anónimo Ver Carrito
  Inicio     Búsqueda Avanzada  
  Etiquetado     Ficha Bibliográfica / Catalográfica     MARC  
Información bibliografica (registro INGC-EBK-000205)
Ayuda con su búsqueda
Título:
Broadband Direct RF Digitization Receivers by Olivier Jamin.
Autor:
Jamin, Olivier.
Editado por:
Springer International Publishing :;Imprint: Springer,
Año de publicación:
2014.
Lugar de publicación:
Cham :
Descripción física:
xvi, 162 p. : il.
ISBN:
9783319011509
Colección:
Analog Circuits and Signal Processing,
Materias:
| Signal, Image and Speech Processing. | Processor Architectures. | Circuits and Systems. | Electronic circuits. | Microprocessors. | Engineering. |
Notas:
RF Receiver Architecture State-of-the-Art -- System-Level Design Framework for Direct RF Digitization Receivers -- Application to the System Design of a Multi-Channel Cable Receiver -- Realization & Measurements -- Conclusions & Perspectives.
Sumario:
This book discusses the trade-offs involved in designing direct RF digitization receivers for the radio frequency and digital signal processing domains.  A system-level framework is developed, quantifying the relevant impairments of the signal processing chain, through a comprehensive system-level analysis.  Special focus is given to noise analysis (thermal noise, quantization noise, saturation noise, signal-dependent noise), broadband non-linear distortion analysis, including the impact of the sampling strategy (low-pass, band-pass), analysis of time-interleaved ADC channel mismatches, sampling clock purity and digital channel selection. The system-level framework described is applied to the design of a cable multi-channel RF direct digitization receiver. An optimum RF signal conditioning, and some algorithms (automatic gain control loop, RF front-end amplitude equalization control loop) are used to relax the requirements of a 2.7GHz 11-bit ADC. A two-chip implementation is presented, using BiCMOS and 65nm CMOS processes, together with the block and system-level measurement results. Readers will benefit from the techniques presented, which are highly competitive, both in terms of cost and RF performance, while drastically reducing power consumption.  ·         Provides system-level analysis of direct RF sampling & digitization receivers, from the antenna to the digital channel selection; ·         Includes analysis of broadband non-linearity, applicable for low-pass and band-pass sampling strategies; Describes system-level design of an application-optimized signal conditioner, including a single-inductance multi-slope programmable RF amplitude equalizer, together with its control algorithm and a mixed-signal AGC loop combining RMS and peak detection.  .
URL:
http://dx.doi.org/10.1007/978-3-319-01150-9
Tapa y contenido (Amazon.com)

El software empleado por esta biblioteca esta basado en el Koha Software OSS para gestion de Bibliotecas, y cumple estándares internacionales de informacion web

Número de visitantes: